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Abstract—In this paper we propose two efficient repair tech-
niques for hybrid nano/CMOS architecture to provide high level
of defect tolerance at a modest cost. We have applied the proposed
techniques to a lookup table(LUT) based Boolean logic approach.
The proposed repair techniques are efficient in utilization of
spare units and viable for various Boolean logic implementations.
We show that the proposed techniques are capable of handling
upto 20% defect ratess in hybrid nano/CMOS architecture and
upto 14% defect rates for large ISCAS’85 benchmark circuits
synthesized into smaller sized LUTs.
I. INTRODUCTION
Hybrid nano/CMOS architecture has shown promise in
bridging the gap between CMOS and emerging technolo-
gies [1]. Lithography-based technology used in current CMOS
fabrication and bottom-up fabrication approach using self
assembly has so far proven to be inadequate in building
reliable nano circuits. However, the tremendous gain in device
density that can be achieved using nanoscale systems presents
a compelling case for developing hybrid nano/CMOS com-
puting architecture [2], [3], [4] where unreliable but highly
dense nano/molecular systems are used to provide data storage
and computation while CMOS components are utilized for
interfacing and for highly critical circuit operations. To achieve
acceptable levels of defect tolerance for nano/CMOS architec-
ture efficient repair techniques need to be implemented.
The defect tolerance capability of various repair techniques
can vary greatly for different architecture designs. Recently,
an efficient repair technique called Repair Most [5] has
been proposed to target terabit scale memories using hybrid
nano/CMOS architecture. Our analysis of the Repair Most
technique when applied to LUT based nano/CMOS com-
putation architecture shows that the technique is unable to
handle high defect rates (as seen in section III). While exact
manufacturing defect rate is not yet pinpointed, it is believed to
exceed 10% [6]. Hence there is a need for more efficient repair
techniques that target higher defect rates. Moreover, most
of the earlier works in nano/CMOS co-design have targeted
memory [7], [5] or general crossbar architecture [8]. To
advance computational nanocircuits, new architectures must
be pursued. One such promising architecture is the Look-Up
Table (LUT) based Boolean logic architecture considered in
this paper.
In this work, we target a hybrid CMOS/nanodevice compu-
tational paradigm based on a LUT implementation of Boolean
logic functions [9], [10]. We show that the proposed repair
techniques are capable of targeting higher defect rates (upto
20%) using a tagging mechanism that results in low CMOS
overhead. We demonstrate the repair capability of the proposed
techniques on ISCAS’85 benchmark circuits synthesized into
smaller LUTs of different sizes. Further, we analyze the
efficiency of the proposed techniques in terms of their repair
capability and the cost of repair. The novelty of this work
lies in the application of previously known memory repair
techniques in the context of emerging technology (hybrid
nano/CMOS) architecture implemented as LUT. To the best
of our knowledge, there are no reported repair techniques
that target LUT based architecture implemented in hybrid
nano/CMOS technology.
II. PROPOSED REPAIR TECHNIQUES
In this section we propose two repair techniques that have
been developed specifically for LUT based Boolean logic
architecture implemented in nano/CMOS. The general repair
concept is derived from a CMOS memory repair technique
proposed in [11]. However, the technique proposed in [11] is
not applicable by itself to LUT based architecture proposed
in this work because an individual LUT size is much smaller
as compared to a highly dense memory architecture targeted
in [11], hence we do not require replacement of blocks of
memory unit which is the key difference between our proposed
techniques and the memory repair techniques. Moreover, the
original architecture if applied to LUT based architecture will
impose a significant CMOS area overhead which will nullify
the gain in device density achieved by using nano components.
Our proposed repair techniques involves replacing rows and
columns instead of blocks of defective units. We have also
included a tagging mechanism to isolate defective rows and
columns. Each row/column is associated with a CMOS tag that
holds one bit of information. A ‘1’ or ‘0’ tag value specifies
whether or not a row/column is selected in the final LUT after
repair.
A. Tagged Repair Technique
The aim of our proposed Tagged Repair technique is to
identify a defect-free instance of a LUT of size (2N×N) within
a defective fabric given a certain amount of spare columns
csp and spare rows rsp. Hence, a theoretical estimation of the
circuit failure rate of this technique reduces to the calculation
of the probability of the non-existance of a subset of defect-
free resources (2N × N) within the partially-usable fabric
(
(2N + rsp)× (N + csp)
)
. We first calculate the probability
P(col,L) of a column of size (r+L) is defective (i.e. in which
the total number of defective bits exceeds the number of spare
rows L). The probability of successfully finding enough re-
sources to create an instance of a given LUT using the Tagged
Repair technique is: Psucc =
c+csp
∑
x=c
(
c+ csp
x
)
Pinst(x,rsp). Where
the number of spare rows L = rsp and Pinst is the probability
that n columns out of (c+ csp) are not defective and aligned.
Pinst = f (P,c,csp,r,rsp) and P is the defect rate. Therefore, the
overall failure rate is given by Pf ailure = 1−Psucc.
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Fig. 1. Tagged Repair Technique: (a) Implementation for a 2N ×N LUT
with csp spare columns and rsp spare rows (b) Use of tags to repair columns
and rows
Fig. 1 shows the implementation of the Tagged Repair tech-
nique. This technique uses a tagging method to tag rows and
columns that are least defective. Initially the tags for original
2N rows and N columns in LUT are set to 1 and tags for spare
rows and spare columns (rsp and csp respectively) are set to 0.
Starting with the original defective LUT, the spare columns are
first scanned and then subsequently replaced if less defective
columns are found. Similarly, the procedure is repeated for
the spare rows. After the repair process, the tags will hold
‘1’ for the least defective rows and columns and ‘0’ for the
excluded ones. The proposed architecture is comparatively
simpler as it does not require encoding/decoding circuitry that
will also lead to additional area overhead in CMOS domain (as
compared to other techniques such as [12]). A key advantage
of this Tagged Repair technique is that it uses considerably
less redundancy to tolerate even higher defect rates compared
to Repair Most technique (as we will see in section III). The
overall nanodevice area of Tagged Repair technique for a
2N×N LUT with csp spare columns and rsp spare rows will be
(2N + rsp)× (N+csp)− (rsp×csp). The CMOS area overhead
of this technique is (2N +rsp) single bit row tags and (N+csp)
single bit column tags (Fig 1(b)).
B. Modified Tagged Repair Technique
To address even higher defect rates, we investigate a modi-
fied technique as presented in Fig. 2 which is a modified im-
plementation of the previous Tagged Repair technique shown
in Fig. 1. In this technique instead of replacing entire columns,
we have split the columns in two equal sections before
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Fig. 2. Modified Tagged Repair Technique (a) Implementation for a 2N ×N
LUT with csp spare columns and rsp spare rows (b) Use of tags to repair
columns and rows
applying tagging and replacement, to make more optimized
usage of the spare units.
In the Modified Tagged Repair technique, a success-
ful instantiation of a LUT on the fabric is achieved by
successfully instantiating each half of the LUT (2N−1 ×
N) on the fabric given the amount of spare columns
csp for each half and the spare rows rsp that is re-
served for both of them. Hence for a Modified Tagged
Repair technique, Psucc =
rsp
∑
i=0
[( c+csp
∑
x=c
(
c+ csp
x
)
Pinst(x, i)
)
×
( c+csp
∑
x′=c
(
c+ csp
x′
)
Pinst(x′,rsp − i)
)]
. This value of Psucc can
be used to calculate the failure probability using Pf ailure =
1−Psucc. Variable i is the number of spare rows used by our
technique to repair the defective rows in the first half, whereas
the rest of spare rows (rsp− i) are used in the repair of the
second half of the LUT.
In the implementation algorithm for Modified Tagged repair
technique, the column-wise scan needs to be done in two
stages (as compared to single stage scan in Tagged Repair
technique) and the row-wise scan will be done in a single
stage. The reason for this is as follows: since a 2N ×N LUT
will always have an even number of rows (2N), it is easy to
use this approach in splitting the columns halfway each of
size 2N−1. A similar approach to split and tag rows cannot be
used since the length of a row can be odd or even depending
on value of N and an odd value of N cannot be split in
two equal integers. The downside of this approach is that
it makes the technique more complex since the number of
column tags required will be double that of the Tagged Repair
technique (section II-A). This will cause an increase in CMOS
area overhead of the tagging circuitry. When compared to
the Tagged Repair technique, this technique will require an
extra (N + csp) single bit column tags (making it a total of
2×(N+csp) column tags). Considering a single bit SRAM cell
requires 6 transistors [13], the overall CMOS area overhead
in terms of transistor count can be calculated accordingly.
The number of row tags will be equal to the Tagged Repair
technique.
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Fig. 3. Plot of Failure rate Vs Defect rate using Tagged Repair technique
for different LUT sizes with 100% redundancy in rows and columns.
0.00
0.10
0.20
0.30
0.40
0.50
0.60
0.70
0.80
0.90
1.00
0
.0
1
0
.0
3
0
.0
5
0
.0
7
0
.0
9
0
.1
1
0
.1
3
0
.1
5
0
.1
7
0
.1
9
0
.2
1
0
.2
3
0
.2
5
0
.2
7
0
.2
9
Defect Rate
F
a
il
u
re
 R
a
te
2^3x3 LUT
2^4x4 LUT
2^6x6 LUT
Fig. 4. Plot of Failure rate Vs Defect rate using Modified Tagged Repair
technique for different LUT sizes with 100% redundancy in rows and columns.
III. EXPERIMENTAL RESULTS
In this section we first evaluate the performance of the
two proposed repair techniques (Tagged Repair and Modified
Tagged Repair). Simulations were performed on randomly-
generated symmetric LUTs where the probability of 0 and
1 are equal. The LUTs are of sizes ranging from 23 × 3
to 26 × 6. Larger circuits (such as ISCAS’85 benchmarks)
were synthesized to smaller LUTs using synthesis tools such
as Synplicity [14]. The circuit failure probability Pf ailure,
resulting from randomly injecting m defects, is obtained by
calculating the ratio of defective LUTs after repair to the total
number of simulation iterations I = 10000. Targeted defect
rate for a particular repair technique is the maximum defect
rate for which 0% failure rate can be achieved. Redundancy
(or Spares) is the percentage of extra rows/columns that are
allocated for repair. All the simulations were carried out
in C++ and the results were compared with Repair Most
technique to determine the gain in repair capability.
A. Simulation Results
Fig. 3 shows the plot of Failure rate Vs Defect rate for
different LUT sizes. As can be seen, the proposed repair
technique exhibits higher defect tolerance in the case of
smaller sized LUTs (such as 23× 3 LUT) than larger LUTs
(such as 26×6 LUT). Hence synthesis of larger circuits into
smaller LUTs will result in improved defect tolerance for the
targeted nano/CMOS architecture. The results shown assume
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Fig. 5. Failure probability of synthesized ISCAS’85 benchmark circuits using
Modified Tagged Repair technique.
TABLE I
TARGETED DEFECT RATE OF ISCAS’85 BENCHMARK CIRCUITS
SYNTHESIZED INTO SMALLER 2N ×N LUTS USING MODIFIED TAGGED
REPAIR TECHNIQUE
22×2
LUTs
23×3
LUTs
24×4
LUTs
25×5
LUTs
26×6
LUTs
Targeted
Defect
Rate
C499 0 0 2 2 8 13.0%
C432 3 1 2 1 5 13.0%
C880 1 4 2 4 5 14.0%
C1335 5 0 4 5 5 13.0%
C1908 2 2 2 4 10 13.0%
C2670 2 4 5 3 9 13.0%
C3540 6 2 10 13 22 13.0%
C5315 8 8 12 8 25 13.0%
C6288 20 4 14 9 48 13.0%
C7552 6 18 16 20 30 14.0%
100% redundancy (i.e. csp = N and rsp = 2N ).
As seen from the results shown in Fig. 4 the modified tech-
nique further improves the defect tolerance of the given LUT
architecture when compared to the Tagged Repair technique.
Taking an example of a 23×3 LUT, we compare the results of
Fig. 3 with Fig. 4. It can be seen that while the Tagged Repair
technique can achieve 0% failure rate at defect rates of upto
17%, the modified technique can target defect rate upto 20%.
This improvement in efficiency is due to the more optimized
usage (by splitting the columns in two before applying repair)
of the redundant spare units.
We also performed an analysis on the ISCAS’85 benchmark
circuits in terms of targeted defect rate using Modified Tagged
Repair technique. The failure rates for synthesized ISCAS’85
circuits are shown in Fig. 5. The ISCAS’85 benchmark circuits
were first synthesized into smaller LUTs sizes (between 22×2
to 26×6). However, as can be seen from Table I, majority of
synthesized circuits contain a higher proportion of 25×5 and
26 × 6 LUTs and hence the targeted defect rate of various
benchmark circuits is around 13%-14% with little variation.
This can be addressed by further synthesizing the circuits into
LUTs of smaller sizes.
Fig. 6 compares the efficiency of the proposed techniques
with the Repair Most technique [5] for LUTs of size 24× 4
with 100% redundancy (csp = 4 spare columns and rsp = 24
spare rows). As can be seen, the Modified Tagged Repair
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Fig. 6. Comparative study of the proposed repair techniques with the Repair
Most technique for the failure rate of 24×4 LUT with 100% redundancy
TABLE II
COMPARATIVE REPAIR COST OF THE PROPOSED TECHNIQUES WITH THE
REPAIR MOST TECHNIQUE IN TERMS OF TARGETED DEFECT RATE
Targeted Defect Rate
Spares LUT
size
Repair
Most [5]
Tagged
Repair
(proposed)
Mod. Tagged
Repair
(proposed)
3x3 7.0% 10.0% 12.0%
25% 4x4 4.0% 5.0% 6.0%
6x6 2.0% 3.0% 4.0%
3x3 8.0% 11.0% 14.0%
50% 4x4 6.0% 9.0% 9.0%
6x6 2.0% 6.0% 6.0%
3x3 9.0% 17.0% 20.0%
100% 4x4 8.0% 14.0% 15.0%
6x6 2.0% 10.0% 11.0%
technique targets the highest defect rate followed by the
Tagged Repair and Repair Most respectively. For example,
when the defect rate is 15%, the Modified Tagged repair
technique gives a failure rate of 0%, and the original Tagged
Repair technique gives a failure rate of 2%, whereas, the
Repair Most technique almost fails completely.
B. Repair Cost
To calculate the nanodevice area advantage of the proposed
techniques, the total nanodevice area of 24×4 LUT implemen-
tation with 100% spares for the proposed techniques (Fig. 1
and 2) will be 3× 24 × 4 = 192 units/LUT. However, due
to the implementation architecture of Repair Most technique,
the total area (including original LUT and the spare units)
of the Repair Most implementation will be 4× 24× 4 = 256
units/LUT, which is 25% more as compared to the proposed
techniques. The CMOS area overhead for Tagged Repair
technique will be a total of 2× (24 +4) = 40 single bit tags.
However, for the Modified Tagged Replacement technique, the
CMOS area overhead will be 2× (24 + 4+ 4) = 48 tags for
a single LUT which will result in 8× 6 = 48 extra CMOS
transistors/LUT as compared to Tagged Repair technique
(Fig. 1). Table II shows the comparative repair cost of the
two proposed techniques with the Repair Most technique in
terms of targeted defect rate. It can be seen that in case of
a 23× 3 LUT, Modified Tagged Repair can target upto 12%
defect with only 25% spares, whereas Repair Most technique
is not able to target 10% defect rate even with 100% spares.
The targeted defect rate values given in this table have been
rounded off to the nearest 1%. Similarly the number of spare
units has been rounded off to the nearest whole number based
on percentage of spares.
IV. CONCLUSION
In this work we proposed two efficient repair techniques
for emerging technology (nano/CMOS) computational archi-
tecture implemented as LUTs. We have shown that these
redundancy-repair techniques, while simple to implement, also
have low redundancy requirements and are able to provide a
high level of defect tolerance. We showed that while recently
proposed Repair Most technique could handle defect rates of
only upto 10% in case of 23× 3 LUT our proposed Tagged
Repair techniques showed much higher efficiency and were
shown to handle defect rates of upto 20% for same size
LUT. We also demonstrated the efficiency of our proposed
techniques for larger circuits using synthesized ISCAS’85
benchmark circuits.
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